

MEMORY SYSTEM HAVING POINT-TO-POINT BUS CONFIGURATION

ABSTRACT OF THE DISCLOSURE

5 A clocking system and method in a point-to-point bus configuration overcomes the
limitations of conventional approaches. In one embodiment, the present invention ensures the
same phase relationship for the write clock in the write direction for all data transfers between
modules, and similarly the same phase relationship for the read clock in the read direction for all
data transfers between modules, regardless of module location. In another embodiment, on a given
module, all transfers of data between a data buffer and a memory device in both read and write
10 directions are clocked by a read clock signal and a write clock signal that have the same phase
relationship and have the same propagation delay as the data bus between the buffer and the
memory device.

J:\sam\0211\211patapp3.doc

2002220 25052001